Hi all, after syntheising with design Compiler , I manually changed a cell from the netlist(changed the gate strength)... How can get an SDF file for this new netlist...using DC thanks whizkid
- posted
19 years ago
how to get SDF file from netlist
Loading thread data ...
- Vote on answer
- posted
19 years ago
You get and SDF file from your place and route tool.
Petter
-- ________________________________________________________________________ Petter Gustad 8'h2B | (~8'h2B) - Hamlet in Verilog http://gustad.com
- Vote on answer
- posted
19 years ago
Start DC, setup your libraries, read in the verilog netlist file, setup your wireload models (or even the original constraints you used), then you should be able to write out a SDF file. But then, as Petter mentioned, it is better to get SDF output from layout extraction. Output from DC is not very accurate (since wire delay is modeled by wire load model).
Joe