I want to black-box a sub-module in my design (written in VHDL) that is targeted for a Altera's Cyclone II FPGA. I have tried the VQM netlist writer inside Quartus to create a device netlist that can be instantiated in my design top. Is there a way I can encrypt this netlist?
Thanks Anup