Hi, In a hierarchical synchronous design methodology for FPGAs, is it reqiured to register the outputs of all the modules in a hierarchy (starting from the bottom) right upto the top module, or, is it sufficient to register the outputs of the leaf hierarchical module (the bottom-most module)? Thanks MORPHEUS
- posted
19 years ago