Hello again
I hope this is the last time I have to contact the newsgroup concerning the FSL interface of the Microblaze processor. I just added a simple Adder modul, which sums up two input signals.
But there is one problem. The first and the second value are always the same, so the result is 2 times op1. So although I send 2 different values to my FIFO it only reads out the first one and this two times. Example: 2+3 =
4, 125+3= 250Here is the corresponding code, i have divided the Adder in a Controller and Datapath Modul: Controller: Read is in this case the FSL_S_READ signal, Statemachine starts in the the IDLE State. Start is the FSL_S_Exists signal from the FSL interface. And Finish is the FSL0_M_Write! I have added a Wait Statement where the Read signal is Low for one clock signal, I tried to adopt it from the FSL Documenation!
comb: process(current_state, start) begin finish