Googling web & usenet didn't provide answer or pointers - so here it goes:
We have a fully tested design on fat Xilinx FPGA. Must go to ASIC,
0.18 or better. Relatively simple design, 3 clock domains, 300K gates. The only interface is USB, so very low pin count. If the foundry doesn't have USB phy in standard lib, we'll interface external phy.The question is - how long does it take - how many months ? We will farm that out, but I need some realistic idea about time between giving cash and working FPGA code to this outsourcing entity until we get first chips in sample quantities.
I fully understand that each project is different, but feel uncomfortable with sales' quotes - I'd like to hear real experiences.
And, BTW, are fabs busy these days or are they in mood for deals ?