hi, guys:
i'm designing a fifo using XILINX FPGA V6. the fifo will be used to transport data between ARM11(OR POWERPC) and TI DSP 6474. i know it's related to the bus clock of both side, but how to calculate the max data rate that can be transferred.
can anyone tell me how? thanks!
markc
--------------------------------------- Posted through