Hi @ all,
is it possible to feed the input of a second PLL (Cyclone EP1C12) with an output clock (for example c0) of the first PLL ?
I mean the two PLLs are positioned in opposed banks.
Or can PLLs only be fed with external clocks on dedicated clock pins?
Thank you for your help.
Rgds André