Fanout Xilinx

Hello All,

I am trying to obtain the total fanout of all nets in my design. I tried using timing to do it and yes, I have all the fanouts. However, there seems to be number of problems:

1) Path overlaps indicating that the same net might be used more than the total number of fanouts indicated.

2) What are Tiopi, Tilo and Tioop? Are they different type of wires? Where is documentation for these things? I can't seem to find them in the help files.

Is there any straight forward way of finding total fanout besides parsing the output file with perl or something? Thanks.

Ted

Reply to
Ted
Loading thread data ...

They are different timing parameters. If you have ISE installed, check doc\usenglish\help\timingan\html directory for descriptions about them. (e.g. for Tioipi, search for file ta_tiopi.htm)

HTH, Jim ( snipped-for-privacy@yahoo.com remove NOOOSPAM)

formatting link

Reply to
Jim Wu

ElectronDepot website is not affiliated with any of the manufacturers or service providers discussed here. All logos and trade names are the property of their respective owners.