Let say I have two DVI streams - generated by two encoders, those have different video contents but same pixel clock
The two tmds streams travel thru cables then - are decoded by two decoders - then fed into an FPGA
The question is how the two clocks at the output of the encoders look like, are they the same? Can we use only one clock for both channel to clock the data in the FPGA?
========
My theory is that, the original clock goes to two 10x then divided back 1/10, so they are supposedly be in same phase... or what else ???