Hi,
Has anyone used the ddr_sdr core
This core only uses the DQS lines for writing to the memory, and sets them as outputs. Therefore, during reads, both the FPGA and the DDRAM chip will drive them at the same time. Won't it be a problem ? Maybe not, thanks to the series termination resistors...but can anyone confirm ?
Regards,
Sebastien