1. Home
  2. Field-Programmable Gate Arrays
  3. Doubts in XCF01S Programming.txt

Doubts in XCF01S Programming.txt

hi there,

i have been working on a pci data acquisition card using spartan3 as the pci controller and platform flash(XCF01S) for configuration. for configuration, i have decided to build the parallel DLC III as specified by xilinx.

i have developed some doubts regarding the configuration process using the cable -

the cable schematic is shown to be connected to the fpga and not to the platform flash. the jtag pins are morphed into programming pins of fpga. will i have any problems if i directly connect the pins to the jtag port of the flash memory?

second, if i keep everything off except the VCCJ and VCCINT power supply and then program the flash mem using the jtag port, will it work? i mean, if the card is completely isolated from the pci slot, and only VCC(derived from external 3.3V source and given to VCCJ and VCCINT), GND and 4 jtag pins are connected to the (modified)programming cable, will it work? will the flash get programmed properly? has somebody done it before?

hope i have made myself clear enough and not confused you people. thanks in advance.

regards, Shreyas Kulkarni

Reply to
Shreyas Kulkarni
Loading thread data ...

using

the

If you want to program the platform flash in-circuit you must connect to the jtag pins of the xcf01. The standard approach is to create a chain with the xcf01 taking TDI from the cable and passing its TDO to the FPGA. The FPGA TDO then connects to the cable. This allows programming the flash, or directly programming the FPGA using impact. TMS, TCK pins connsct to both flash ans FPGA. Xilinx has schematics showing this on p. 14 of the xcf01 datasheet. However, if it is your intent to program the flash when the board is not powered, I would suggest separating the jtag of the flash from this loop, so you don't need to power the FPGA. This presumes that you have somehow isolated the flash power supply from the rest of the circuit. It would also be a good idea to prevent the flash programming outputs (D0/DIN, CF, CCLK) from driving the unpowered FPGA. I have done this by placing a "quickswitch" part in-between the flash and the FPGA.

only

Reply to
Gabor

"Shreyas Kulkarni" schrieb im Newsbeitrag news: snipped-for-privacy@c13g2000cwb.googlegroups.com...

??? Dont mix it up. There are the configuration pins of the FPGA, D0, CCLK, INIT PROGRAM, connected to the FLASH. And there is JTAG, another interface, which is used to configure the FPGA (if you like to) or program the FLASH (the only way to program the flash)

No.

Hmmm, you have to make sure that the FPGA is not "illigaly" powered via the connetion to the FLASH. Its the best solution to have a full power supply for your card, so the FPGA has all three (Vcore, Vio and Vaux) and the FLASH has its supply. Shouldnt be too hard to do.

Regards Falk

Reply to
Falk Brunner

ElectronDepot website is not affiliated with any of the manufacturers or service providers discussed here. All logos and trade names are the property of their respective owners.