hai, i am vishnu i have some doubt regarding verilog coding,i want to have 5 secs delay ,as delays are not synthesziable i have used counter, but my problem is i want to use that counter inside an always block,i have tried using events but that too are not synthesizable,i hope u can solve my problem
- posted
17 years ago