I'd like to hear from anyone who has experience or knows of any FPGA based implementations of Dolby Digital AC-3 decode (or similar algorithms) on an FPGA.
Specifically, I'd like to find out how resource intensive this may be. Any comments would be appreciated.
- PC