Hi, I=B4ve problems with my custom IP core with simple DMA capability (Master on PLB). The DMA transfer from the core=B4s BRAM (32bit wide) to Memory does not work properly. Every second word is missing. With direct BRAM access it works well. Does anybody have any ideas? Thx in advance.
- posted
16 years ago