Is there an easy to disable timing analysis between two unrelated clocks in ISE 7.1? I don't want to have to put in specific ignores for all of the paths. I know that there are no timing errors since one clock is only used to write the registers, and the other clock only uses the contents of the registers when they are stable. Something like ignore all analysis for CLKX to CLKY would be ideal.
Thanks,
Chris