Hi, Can DCM's LOCKED o/p signal be used as reset within FPGA? is this scheme feasible :-
PowerON Reset acts as DCM reset. DCM's "Locked" signal, shifted by 1 SRL16 acts as reset for all the functionality (say FSMs) within FPGA.
*FSM has active low resetThe possible need for this scheme: When PowerON reset connected to DCM reset gets De-asserted, DCM starts "loking" the clock. At the same time, if same PowerON reset is used as reset, all the FFs in the functionality are reseted.
but while DCM is not "LOCKED", there are some clock pulses at the output of DCM, which might be of variable "period". So, just to avoid any "false trgiggering" of FSMs with these clock pulses, "locked" signal will keep the FSM in "reset state". when "Locked" signal goes high still it is delayed by 16clocks (1 SRL16). So when this reset gets removed, all the functionality will be receiving "stable" DCM clock.
Cheers Manish