Hey!
SUpposing im using Xilinx ISE 4.2, how do I go about creating an EDIF file to load into this as thats the only thing I seem to be able to import into the 4.2v
So what do I need to do? somehow find a compiler? or a simulator? will these output and EDIF from my VHDL?
I did a google filetype:edif search to see whether this helps me explain it further to myself, but it seems like a net list or something that you create after placing the cells (or what ever its called) and I havent done that, Ive typed my VHDL and made a UCF file, so what now?
Can anybody give me an overview (ASSII flow chart?? heh) of what I need to do from VHDL to sythesising with ISE 4.2? its the steps in the middle I can't figure out!
sorry everybody!
Sven