Hi all, I am using the FFT coregen block with pipelined streaming option in my design implementation on a Virtex-4 FPGA. I am having a lot of issues with the implementation and have shortlisted them below:
- First of all, the HDL generated file for FFT core 3.2 is not synthesizable. Is there any way to synthesize this block. I am using Xilinx ISE 7.1.4i and latest IP update.
- I went back and instantiated the FFT core 3.1 and tried to use that in my design. My PNR report states that the FFT logic is trimmed off. I am not able to understand the problem.
- Also, how do I compile the wrapper file?? Please let me know if you have come across this problem. Thanks, Vivek