clock

Do you have a question? Post it now! No Registration Necessary

Translate This Thread From English to

Threaded View
When configuring a virtex fpga with a prom in master serial mode, how
is the clock generated by the fpga.  I presume I don’t need to
input any other clock other than my normal fast clock of 100MHz.

Re: clock
In master mode the configuration clock is generated by an FPGE-internal
RC oscillator. The frequency is not very accurate or stable, but good
enough for the purpose.

Peter Alfke
===============
chuk wrote:
Quoted text here. Click to load it

Site Timeline