I'm getting the error during building that it cannot find a certain net that is referenced in the .ucf file. But the net does exist. It's an input clock signal that is defined in the VHDL file and the MPD. Is tehre somewhere else I need to define it for the ucf to be able to locate it?
Thanks again. (Sorry for so many questions...)
Jim Tuilman