Call VHDL module from Verilog

Hi,

I have a basic question. Is is possible in the xilinx ISE enviroment to make a verilog wrapper of some VHDL code. I don't want to recode it in verilog.

Thanks Rob

Reply to
egadget1
Loading thread data ...

Never mine I figured it out.

Rob

Reply to
egadget1

The rule is, you have to tell us what you did ;)

Reply to
Mike Treseler

ElectronDepot website is not affiliated with any of the manufacturers or service providers discussed here. All logos and trade names are the property of their respective owners.