Does anyone know where I can find a public domain / open source tool that will read a bunch of VHDL and/or Verilog files, and generate a block diagram from them?
VGUI-2
Does anyone know if the Hierarchy Surfer script (at
Has anyone adapted an older version of Hierarchy Surfer to generate block diagrams?
Thanks 2^32 for your help...
mj