Hi, is there anyone who have a clue on how a synthesizer will do the RTL for bidirectional bus inside your logic? As far as I know high impedence are not synthesizable in the internal logic, only on I/O. Is this correct for all the FPGA? Are there any schematic example on how these bidirectional busses are implemented?
Thanks
Al