Do you have a question? Post it now! No Registration Necessary
- Tom Hawkins
August 11, 2003, 3:11 pm

Confluence is a functional programming language for
digital logic design (FPGA/ASIC), real-time embedded
software development, and DSP modeling.
Confluence source code compiles into Verilog, VHDL, C,
and Python for synthesis, implementation, and verification.
The release of Confluence 0.6 features many language and
compiler improvements including simplified syntax, static
connection analysis, and increased debugging visibility.
Also in the release is a new unit testing framework for
assertion based verification of Confluence programs and
output code (HDL/C/Python). Test suites, packaged in the
distribution, use the framework to verify the Confluence
standard libraries and output code generators.
Release Notes, Documentation, and Download:
http://www.launchbird.com/download.html
Online Compiler:
http://www.launchbird.com/cgi-bin/compiler.py
Confluence Mailing Lists:
http://www.launchbird.com/mailinglists.html
digital logic design (FPGA/ASIC), real-time embedded
software development, and DSP modeling.
Confluence source code compiles into Verilog, VHDL, C,
and Python for synthesis, implementation, and verification.
The release of Confluence 0.6 features many language and
compiler improvements including simplified syntax, static
connection analysis, and increased debugging visibility.
Also in the release is a new unit testing framework for
assertion based verification of Confluence programs and
output code (HDL/C/Python). Test suites, packaged in the
distribution, use the framework to verify the Confluence
standard libraries and output code generators.
Release Notes, Documentation, and Download:
http://www.launchbird.com/download.html
Online Compiler:
http://www.launchbird.com/cgi-bin/compiler.py
Confluence Mailing Lists:
http://www.launchbird.com/mailinglists.html
--
Tom Hawkins
Launchbird Design Systems, Inc.
Tom Hawkins
Launchbird Design Systems, Inc.
We've slightly trimmed the long signature. Click to see the full one.
Site Timeline
- » Q: async flip-flop reset by a signal from a different clock domain
- — Next thread in » Field-Programmable Gate Arrays
-
- » Pad-to-pad hold time
- — Previous thread in » Field-Programmable Gate Arrays
-
- » engineered data path versus inferred data path
- — Newest thread in » Field-Programmable Gate Arrays
-
- » Atmel 328 ext. interupts
- — The site's Newest Thread. Posted in » Electronics Design
-
- » Atmel 328 ext. interupts
- — The site's Last Updated Thread. Posted in » Embedded Programming
-