Hello:
I'm entering a desing in to Altera's Quartus II 4.1 using block diagram files as the input mechanism.
When I try to compile I get the following message...... Internal Error: Sub-system: CDB_SGATE, File: cdb_sgate_wys_ygr.cpp, Line: 4111 cdb_is_connected(b_iterm) Quartus II Version 4.1 Build 181 06/29/2004 SJ Full Version ...............
The error is probably something I've done as I created the schematics. My question is how to track the error down?
The design is heirarcail and I've tried deleting functional blocks. When I do I get different error messages because signals are now missing.
What steps to take.
Thanks George