%age occupation of interconnect resources

I was wondering how much (in percentage terms, roughly) the interconnect resources occupy in a typical FPGA.

Is there any paper on the subject?

Thanks