Hi all, Can anyone tell me why this occurs : "when synthetizing we get a good results (time/area) by using an adder contained in the fpga circuit and when we use an adder that can be manually designed, we get a less performances (time/area) " ? Thanks.
- posted
18 years ago