Hello,
I have a problem with apparently no issue.
I use a V5 and I have a problem with the data path delay of a net. This net is used everywhere in my design and particulary in fixed blocs. The fanout is reduced to the maximum and I put a maxdelay constraint on it. The syntesis options are configured for speed.
Anybody have an idea to reduce this delay ?
Tk.