I had two basic questions about FPGAs and I wanted to know what you guys thought about those:
- Are FPGAs mostly PALs and PLAs ?
- For large designs, how is the timing analysis done on FPGAs? Is it done using the libraries for the standard cells used or is it done only after the code is synthesized "for" the FPGA (which makes more sense)
Mahurshi Akilla