Latest threads in Field-Programmable Gate Arraysshow only best voted threads
Subject | Author | Posted | Replies | |
---|---|---|---|---|
|
Mandelbrot set on Spartan3
Hi, implemented the Mandelbrot set on Digilent's Starter Kit for Spartan 3. Is anyone interested in the .bit-file ? Regards Thorsten
5
|
12 years ago
|
5 | |
|
Expectations from newly minted EE?
Fellas, I work in a historically software only industry, but have a project on my desk that would likely benefit from implementation on recent generation FPGA. My HDL skills are scant and ancient, and...
15
|
12 years ago
|
15 | |
|
Re: Ball-park price of Xilinx Virtex 7 FPGA?
Search for XC7V on And better sit down before checking... Bye -- Uwe Bonnes Institut fuer Kernphysik Schlossgartenstrasse 9 64289 Darmstadt --------- Tel. 06151 162516 -------- Fax. 06151 164321...
17
|
12 years ago
|
17 | |
|
Low latency FPGA options
Hello, I am looking to use FPGA's as specialized coprocessors to increase performance on different applications. I would like the lowest latency possible to memory. I have only found options with PCIE...
3
|
12 years ago
|
3 | |
|
Could you explain these speed spec to me?
Hi, I get the following data from a on-line slide on MAP decoder. I think "Speed" is about the max clock rate. How about the "Fastest Implementation"? Could you explain it to me? Thanks. ...............
1
|
12 years ago
|
1 | |
|
FPGA communication with a PC (Windows)
Hello all, My team needs to design our own piece of testing equipment for our project. I'll spare you the gory details, and just say that we will need to collect data at some 20 Mbyte/sec (possibly...
33
|
12 years ago
|
33 | |
|
FPGA + Mess o' RAM
Does anyone have any experience connecting an FPGA to a serious mess of DRAM? I'm thinking of something on the order of 16GB, possibly just by buying/socketing 4x4GB standard DIMMs. I don't need...
3
|
12 years ago
|
3 | |
|
Digital Tachometer VHDL
Many years ago (in the TTL days, likely before microprocessors) there was a digital tachometer design in an electronics magazine. To get a reasonable update rate, they used a PLL frequency multiplier....
6
|
12 years ago
|
6 | |
|
Why are my S3A pins getting destroyed?
I have a S350A VQFP100 on my custom board, with all the pins connected to large pads all around the chip. I have destroyed 3 pins, total. Two pins can't be used as inputs anymore, and the third lost...
2
|
12 years ago
|
2 | |
|
Spartan 3A counter speed ?
Hello, Does anybody have a very rough estimate of how fast you can run a 32-bit counter in a Spartan 3AN FPGA? Thanks, Jon
10
|
12 years ago
|
10 | |
|
Virtex6HXT PCIe 8X Gen2 timing closure problem
I'm having a terrible time getting the V6 PCIe core to consistently meet timing, it works occasionally but usually it misses. I've used the suggested constraints that Coregen puts out but that doesn't...
1
|
12 years ago
|
1 | |
|
Spartan 3 DiffPairs restricted to Banks 0 and 2?
On a PCI Card I got a XC3SD1800A-4FGG676C. While trying to establish a differential output pair on Pins K23,K22, i got the following message:...
2
|
12 years ago
|
2 | |
|
Record type <-> std_logic_vector conversion - Python script
The record types in VHDL are very useful when designing more complicated systems. However if you need to store data of record types to memory or FIFO, it is necessary to convert such data to the...
8
|
12 years ago
|
8 | |
|
ways to find frequency of operation in early phase of the design without syntheis
Hello All , I am designing a module that has to run at 350MHz. I am in the architecture phase and would like to know how to figure out the possible frequency of operation of the design before entering...
3
|
12 years ago
|
3 | |
|
Internal BUS design: MUX or OR-GATE?
Hello, I have an internal BUS for all the registers in different modules. I found it is inconvenient to build a MUX for the read BUS, instead I want to just OR all the buses together (output 0 when...
7
|
12 years ago
|
7 |