Field-Programmable Gate Arrays - Main Page

Do you have a question? Post it now! No Registration Necessary

Field-Programmable Gate Arrays - FPGAs, PLDs and other programmable logic ICs are discussed here
Web, RSS and Social Media interface to comp.arch.fpga
There are 82645 individual articles here that are part of 15120 discussions
Please see below the list of the most recent and the best rated articles in Field-Programmable Gate Arrays

The most recent discussions

Can't get image from PCam 5C running on Zybo Z7-20 with petalinux


December 14, 2019, 12:13 pm

Hello folks, I am running Zybo Z7-20 Pcam petalinux project on Zybo Z7-20 board. From README.md file below command will create 14 image files in current directory yavta -c14 -f YUYV -s $widthx$he... Read more »

Enabler for New FPGA Companies


December 5, 2019, 5:22 pm

There seem to be a spate of new FPGA companies coming out. The road block to new FPGA companies has always been two things, patents and software... a nd maybe software patents. lol So what ha... Read more »

Anybody used Amazon AWS for HW sims?


December 5, 2019, 4:13 am

Has anybody used Amazon AWS for FPGA hardware sims? I don't know anything about it and I tried to read up on it but it's all a bit vague. Amazon has farms of FPGAs (Xilinx, I think?) but they m... Read more »

Issue regarding boot qspi flash in zynq


December 3, 2019, 9:53 am

Hey folks, I need help regarding qspi flash boot with zynq . 1.I am using ZYNQ part number xc7z014sclg484-1 (active). 2.Software used:vivado 2019.1 3. qspi FLASH :W25Q128FWSIG 3.I am doing the q... Read more »

tell me what you think!


November 29, 2019, 11:51 pm

When ATPG errors suppose an ATPG errors with slight probability p p->0 now suppose it is used to calculate untestability of a fault. Let T be 1 if fault is testable, let T be 0 if fault is untes... Read more »

SOS ! Raspberry PI - HDMI - TMDS Hamsterwork HDMI INPUT = not work ?


November 29, 2019, 2:21 pm

Hello, I use Mike Fields vhdl code for hdmi processing. from Hamsterwork website. I want to Raspberry PI HDMI output connect to FPGA INPUT. I try 720p,1080p, progressive, interlaced and any kind of... Read more »

Lattice's ECP5 - half of the program went MIA - WTF ?


November 29, 2019, 7:56 am

I've noticed that literally over night ordinary ( non-SERDES, non-automotive) members of ECP5 family is gone on Lattice's pages. Questions: 1. Is there process advancement comming ( 40nm ->28 nm or... Read more »

Efinix and their new Trion FPGAs -


November 29, 2019, 7:51 am

I'm talking about these guys: https://www.efinixinc.com Their Trion program seems interesting: - it stretches from area that is occupied by Lattice's MachXO3 on the low end and ECP5 on hight end ... Read more »

Efinix and their Trion FPGAs


November 29, 2019, 7:42 am

They are relatively new: https://www.efinixinc.com Their Trion program has few notable peculiarities: - unified roruting/LUT tiles. One tile can be used for both roles. - 5 bit BLOCK RAM instaed ... Read more »

AGM vs. Gowin


November 17, 2019, 12:38 am

My holy grail has always been a simple CPU combined with a smallish FPGA. There are a few out there, very few, but none of them are available in appr opriate packages and inexpensive. I've fou... Read more »

Click here for other recent discussions »

The best rated discussions

rating
5

Microchip UNI/O controller core for FPGA


Hi, I needed to access the Microchip 11AA02E48 EEPROM located on a FPGA board. Unfortunately, I couldn't find any VHDL/Verilog sources of a UNI/O controll er. Therefore, I have decided to writ... Read more »

rating
5

Lowest Power Design in an FPGA


What is the lowest power design you have done in an FPGA or CPLD? There have been some very low power devices on the market for a number of years now. I assume there have been some designs that... Read more »

rating
5

VHDL BFMs and VVCs for AXI4-Lite, Avalon-MM, UART, I2C and SPI - for free ...


UVVM - the new VHDL verification methodology is a very good way to structur e your VHDL testbenches - and to make easily understandable, maintainable, extendible and reusable testbench architectur... Read more »

rating
5

Software for FPGA-based PC scope


Hello, Although I am a newbie in FPGA design and have experience only with some simple designs so far, I am thinking of some more ambitious project and want to design a FPGA-based PC scope working in... Read more »

rating
5

lowest-cost FPGA and CPLD


I heard that Lattice Semiconductor Corporation boasted they were providing the lowest-cost FPGA and CPLD solutions, not sure if the news was true. Could anybody confirm it? If so could anybody give m... Read more »

rating
5

ICTP Open Hardware Initiative – Invitation to part icipate in an open-surve...


Dear Colleagues / Friends We would like to invite you to participate in an important survey regarding an open FPGA Hardware initiative by the International Center for Theoretical Physics (ICTP - UN... Read more »

rating
5

Call for beta users for Sigasi integration with Altera Quartus


Hi everybody, I am Philippe Faes, founder of Sigasi. Sigasi sells a design entry and code comprehension tool for VHDL. Many users of Altera Quartus have asked us if Sigasi plugs in to Quartus. We hav... Read more »

rating
4

Job - Promotion - 2D/3D Bildverarbeitug - FPGA


Stellenausschreibung - Echtzeit-2D/3D Bildverarbeitung ------------------------------------------------------ Verg. Gr. 13 TV-L zu besetzen. Schwerpunkt der Forschungsarbeiten liegt auf dem folge... Read more »