Field-Programmable Gate Arrays - Main Page

Do you have a question? Post it now! No Registration Necessary

Field-Programmable Gate Arrays - FPGAs, PLDs and other programmable logic ICs are discussed here
Web, RSS and Social Media interface to comp.arch.fpga
There are 80887 individual articles here that are part of 14936 discussions
Please see below the list of the most recent and the best rated articles in Field-Programmable Gate Arrays

The most recent discussions

Simulation of PCIe at TLP level

March 24, 2017, 9:23 am

Hi, has anybody simulated PCIe at TLP level? I would like to feed a 1x PCIe endpoint interface with data as if it was inserted into a host PCIe slot. I need some pointers to documents or code descr... Read more »

Lattice Semiconductor XP2 Brevia 2 help on keyboard controller

March 15, 2017, 4:57 pm

I have an IBM Model-F capacitive keyboard. I would like to design my own keyboard controller for it. I understand logically how to do it, but I need help with the mechanics. Would somebody be in... Read more »

The Lord calls out to you for repentance, salvation

March 11, 2017, 1:33 pm

The message is simple: He wants to forgive your sin and give you eternal life in the paradise of God. If you have sin, you need a savior. And all of us have sin. And all of us need a savior. J... Read more »

Analog to digital converters

March 9, 2017, 9:46 am

I don't know where to ask this, so I'll try here. Are analog to digital converters fundamentally, in their core inner design, basically tiny systems which operate like 555 timers, with a series of... Read more »

Go to church on Sunday

March 5, 2017, 4:28 am

The Creator of the universe calls you to be with Him where He is in the paradise of Heaven. He wants to forgive your sin and give you eternal life in a body like the angels, young, beautiful, stro... Read more »

temperature sense diodes in Xilinx 7 series

March 3, 2017, 9:34 pm

Has anybody used these? We have two FPGAs on a board, a Zynq and an Artix7. We want to use the internal ADCs to read chip temperatures. We have been advised to ground the temp sense diode pins DXP... Read more »

Two good FREE e-books about Ireland

March 2, 2017, 9:59 pm Read more »

The TOP Rule

March 2, 2017, 1:23 pm Read more »

Master Xilinx FPGA like Jtag bridge.

February 25, 2017, 5:21 am

How to make master FPGA to connect to many FPGAs ? Two FPGAs connected by serial TDI - TDO, and two fpgas TMS TCK TDO and TD I connect to master fpga, master fpga has TMS TDI TDO TCK connected an... Read more »

designing a fpga

  [ 2 ]
February 24, 2017, 7:32 am

Hi all, A couple of weeks ago, I was watching the talk of Wolf Clifford on his opensource fpga flow at ccc. ( At the end, he mentions designing an ope... Read more »

Click here for other recent discussions »

The best rated discussions


VHDL BFMs and VVCs for AXI4-Lite, Avalon-MM, UART, I2C and SPI - for free ...

UVVM - the new VHDL verification methodology is a very good way to structur e your VHDL testbenches - and to make easily understandable, maintainable, extendible and reusable testbench architectur... Read more »


Lowest Power Design in an FPGA

What is the lowest power design you have done in an FPGA or CPLD? There have been some very low power devices on the market for a number of years now. I assume there have been some designs that... Read more »


ICTP Open Hardware Initiative – Invitation to part icipate in an open-surve...

Dear Colleagues / Friends We would like to invite you to participate in an important survey regarding an open FPGA Hardware initiative by the International Center for Theoretical Physics (ICTP - UN... Read more »


Software for FPGA-based PC scope

Hello, Although I am a newbie in FPGA design and have experience only with some simple designs so far, I am thinking of some more ambitious project and want to design a FPGA-based PC scope working in... Read more »


lowest-cost FPGA and CPLD

I heard that Lattice Semiconductor Corporation boasted they were providing the lowest-cost FPGA and CPLD solutions, not sure if the news was true. Could anybody confirm it? If so could anybody give m... Read more »


Call for beta users for Sigasi integration with Altera Quartus

Hi everybody, I am Philippe Faes, founder of Sigasi. Sigasi sells a design entry and code comprehension tool for VHDL. Many users of Altera Quartus have asked us if Sigasi plugs in to Quartus. We hav... Read more »


Job - Promotion - 2D/3D Bildverarbeitug - FPGA

Stellenausschreibung - Echtzeit-2D/3D Bildverarbeitung ------------------------------------------------------ Verg. Gr. 13 TV-L zu besetzen. Schwerpunkt der Forschungsarbeiten liegt auf dem folge... Read more »