Field-Programmable Gate Arrays - Main Page

Do you have a question? Post it now! No Registration Necessary

Field-Programmable Gate Arrays - FPGAs, PLDs and other programmable logic ICs are discussed here
Web, RSS and Social Media interface to comp.arch.fpga
There are 80823 individual articles here that are part of 14928 discussions
Please see below the list of the most recent and the best rated articles in Field-Programmable Gate Arrays

The most recent discussions

Master Xilinx FPGA like Jtag bridge.

February 25, 2017, 5:21 am

How to make master FPGA to connect to many FPGAs ? Two FPGAs connected by serial TDI - TDO, and two fpgas TMS TCK TDO and TD I connect to master fpga, master fpga has TMS TDI TDO TCK connected an... Read more »

designing a fpga

February 24, 2017, 7:32 am

Hi all, A couple of weeks ago, I was watching the talk of Wolf Clifford on his opensource fpga flow at ccc. ( At the end, he mentions designing an ope... Read more »

CFP: The International Journal of Applied Control, Electrical and Electroni...

February 17, 2017, 8:48 am

The International Journal of Applied Control, Electrical and Electronics Engineering (IJACEEE) ISSN : 2394 - 0816 ... Read more »

cmos delay vs temperature

February 16, 2017, 8:19 pm

I found one old Fairchild appnote that has some numbers which averages to around +3000 ppm/degC, or about +3 ps per ns o... Read more »

Intel (Altera) announces Cyclone-10

February 16, 2017, 4:52 pm

It looks like Intel has learned to count from Microsoft. The previous generation of Cyclone was Cyclone-5. -- Gabor Read more »

All-real FFT for FPGA

  [ 2 ]
February 12, 2017, 6:05 pm

So, there are algorithms out there to perform an FFT on real data, that save (I think) roughly 2x the calculations of FFTs for complex data. I did a quick search, but didn't find any that are made... Read more »

Go to church

February 12, 2017, 1:13 pm

That still small voice you hear on the inside, the one drawing you from within, reminding you of the things you should be doing, and pointing out the things you shouldn't be doing ... listen to i... Read more »

Why study the Bible? What can we learn?

February 1, 2017, 10:57 pm

What is a Christian teaching like? It's all summed up from the realization: Christ's righteousness given to us, our sin given to Him Read more »

Hardware floating point?

  [ 2 ]
January 25, 2017, 4:59 am

So, just doing a brief search, it looks like Altera is touting a floating point slice in at least one of their lines. Is this really a thing, or are they wrapping some more familiar fixed- point ... Read more »

Anyone use 1's compliment or signed magnitude?

January 25, 2017, 4:44 am

This is kind of a survey; I need some perspective (possibly historical) Are there any digital systems that you know of that use 1's compliment or signed-magnitude number representation for technic... Read more »

Click here for other recent discussions »

The best rated discussions


VHDL BFMs and VVCs for AXI4-Lite, Avalon-MM, UART, I2C and SPI - for free ...

UVVM - the new VHDL verification methodology is a very good way to structur e your VHDL testbenches - and to make easily understandable, maintainable, extendible and reusable testbench architectur... Read more »


Lowest Power Design in an FPGA

What is the lowest power design you have done in an FPGA or CPLD? There have been some very low power devices on the market for a number of years now. I assume there have been some designs that... Read more »


ICTP Open Hardware Initiative – Invitation to part icipate in an open-surve...

Dear Colleagues / Friends We would like to invite you to participate in an important survey regarding an open FPGA Hardware initiative by the International Center for Theoretical Physics (ICTP - UN... Read more »


Software for FPGA-based PC scope

Hello, Although I am a newbie in FPGA design and have experience only with some simple designs so far, I am thinking of some more ambitious project and want to design a FPGA-based PC scope working in... Read more »


lowest-cost FPGA and CPLD

I heard that Lattice Semiconductor Corporation boasted they were providing the lowest-cost FPGA and CPLD solutions, not sure if the news was true. Could anybody confirm it? If so could anybody give m... Read more »


Call for beta users for Sigasi integration with Altera Quartus

Hi everybody, I am Philippe Faes, founder of Sigasi. Sigasi sells a design entry and code comprehension tool for VHDL. Many users of Altera Quartus have asked us if Sigasi plugs in to Quartus. We hav... Read more »


Job - Promotion - 2D/3D Bildverarbeitug - FPGA

Stellenausschreibung - Echtzeit-2D/3D Bildverarbeitung ------------------------------------------------------ Verg. Gr. 13 TV-L zu besetzen. Schwerpunkt der Forschungsarbeiten liegt auf dem folge... Read more »