SHARC

What is the DSP architecture of the SHARC? - RM

Reply to
Rick Merrill
Loading thread data ...

What is the DSP architecture of the SHARC?

Specs are Harvard architecture + * 32/40-Bit IEEE Floating-Point * 32-Bit Fixed-Point Multipliers with 64-Bit Product * All Computations Are Single-Cycle * 32 Address Pointers [pairs?] Support 32 Circular Buffers * Six Nested Levels of Zero-Overhead Looping in Hardware [sweet] * Algebraic Assembly Language Syntax * Instruction Set Supports ... Bit Field Deposit and Extract * DMA Zero-Overhead Transfers at Full Clock Rate [sep.bus]

What's it best at? worst? - RM

Reply to
Rick Merrill

ElectronDepot website is not affiliated with any of the manufacturers or service providers discussed here. All logos and trade names are the property of their respective owners.