Please, does anybody knows what's the limit of memory mapped regions
for cache through CP15 in ARM 926EJ-S? Where do I find that info
usually? I do not see that in user's manual and also I cannot read
back that info or see it like in PowerPC through DBAT-IBAT registers.