Interfacing dual port RAM

Do you have a question? Post it now! No Registration Necessary

Translate This Thread From English to

john Contact options for registered users 's Avatar (by Gravatar) posted on
November 12, 2004, 5:33 am
rate this thread
Reply to this post Reply Tag this thread to save it in your account Save Printer-friendly version of this post Print
Hello All,


Can some body provudes me a detail application note on interfacing a
dual port SRAM ( ASYNCHRONOUS) withh FPGA or microprocessor.. I am
having some problems in generating control signals for the SRAM like
putting the data bus on high impedance state while making output
enable signal active.

Thanks
john

Other Related Threads

Site Timeline