We apologize if you receive multiple copies of this call for papers.
*********************************************************************** 2008 International Workshop on Multi-Core Computing Systems (MuCoCoS'08) Barcelona, Spain, March 4 - 7, 2008; in conjunction with CISIS'08.***********************************************************************
Context
-------
- The improvement of the processor performance by increasing the clock rate has reached its technological limits. Increasing the number of processor cores rather than clock rate can give better performance and reduce problems like energy consumption, heat dissipation and design complexity. We are witnessing the emergence of multi-core processors in all markets from laptops and game consoles to servers and supercomputers.
Topics of Interest
------------------
- The topics of the workshop include but are not limited to: - multi-core architectures - interconnection networks - multi-core embedded systems - programming languages and models - algorithms for multi-core computing systems - applications for multi-core systems - performance modeling and evaluation of multi-core systems - design space exploration - resource usage optimization - tool-support for multi-core systems - compilers, runtime and operating systems
Submission Guidelines
---------------------
- The papers should be prepared using the IEEE CS format (instructions for LaTex users are available at ), and no longer than 6 pages. Submitted papers will be carefully evaluated based on originality, significance to workshop topics, technical soundness, and presentation quality.
- Submission of the paper implies that should the paper be accepted, at least one of the authors will register and present the paper at the workshop. Proceedings of the workshop will be published by IEEE Computer Society Press. The best papers presented at the workshop will be selected for publication in an international journal.
- The papers should be submitted electronically via CISIS'08 website
Important Dates
---------------
- Paper submission deadline: October 10, 2007
- Notification: November 25, 2007
- Registration: December 15, 2007
- Final version of the paper: January 15, 2008
- Workshop: March 4 - 7, 2008
Keynote Speaker
---------------
- David A. Bader
Head of the Sony-Toshiba-IBM center of competence for the Cell BE processor.
Workshop Co-chairs
------------------
- Leonard Barolli , Fukuoka Institute of Technology, Japan
- Sabri Pllana , University of Vienna, Austria
- Fatos Xhafa , Polytechnic University of Catalonia, Spain
Program Committee
-----------------
- David A. Bader, Georgia Institute of Technology, USA
- Leonard Barolli, Fukuoka Institute of Technology, Japan
- Siegfried Benkner, University of Vienna, Austria
- Luca Benini, University of Bologna, Italy
- Rajkumar Buyya, University of Melbourne, Australia
- Michael McCool, University of Waterloo, and RapidMind Inc., Canada
- Lasse Natvig, Norwegian University of Science and Technology, Norway
- Sabri Pllana, University of Vienna, Austria
- Vivek Sarkar, IBM Research, T.J. Watson Research Center, USA
- Thomas Sterling, Caltech and Louisiana State University, USA
- Jesper Larsson Tr=E4ff, C&C Research labs, NEC Europe Ltd, Germany
- Manolis Vavalis, CERETETH, Greece
- Brian Vinter, University of Copenhagen, Denmark
- Fatos Xhafa, Polytechnic University of Catalonia, Spain
- Hans Zima, University of Vienna, Austria, and JPL/Caltech, USA