In an older paper I've read that instruction cache misses can take up to
100 cycles in which the cache gets refilled. What are typical I-cache miss cycles for today's DSPs employed in embedded systems? Can you give me some examples for some specific processors?Stephan