bank access to SDRAM

Do you have a question? Post it now! No Registration Necessary

Translate This Thread From English to

I had the view of banks bits as address MSB.
But this must be false, and I now think every sdram controller minimizes
the latency due to active commands by ordering addresses like this:

MSB--> <row bits> <bank bits> <column bits> <--LSB
assuming neighbor locations are most likely to be addressed consecutively.

Kind of?

Site Timeline