It appears that the SDRAM controller built into Atmel's AT91RM9200 ARM
9 chip only supports a burst length of 1.Exactly what use is an SDRAM burst with a length of 1? What advantage does it have over an ordinary (non-burst) SDRAM access?
Ulf, are you there?