Hello all.
I have seen a lot of technical comprarisons about VHDL and Verilog. After reading those, I conclude that both VHDL and Verilog are ok and can make a good job, you just have to choose the one that beter suit your profile. I have to choose one of those languages to start learning this week, but I would like to know about not so technicals caracterist berore deciding.
I would like to know what the professionals use today. Wich one is more suported by EDA tools. I also would like to know about the trends of the market, if there are indicators that in the future Verilog or VHDL will be better suited for the job.
Please help me on this hard task of choosing what HDL to learn.
Thank you very much!
Uderman