An ideal pulse-width limiter has zero rising-edge delay, programmable width, and zero recovery time. This isn't too bad:
The first gate is acting like a line receiver, so doesn't count against my prop delay; so delay = 1 ns.
Recovery time should be pretty good, under 10 ns maybe. If I tease the exponential a bit, I could reduce the cap and improve recovery.